

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 March 2002 (07.03.2002)

PCT

(10) International Publication Number
WO 02/19386 A2

(51) International Patent Classification⁷: **H01L**

(74) Agents: **WUAMETT, Jennifer, B.** et al.; Motorola, Inc.,
P.O. Box 10219, Scottsdale, AZ 85271-0219 (US).

(21) International Application Number: PCT/US01/25004

(22) International Filing Date: 9 August 2001 (09.08.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/649,114 28 August 2000 (28.08.2000) US

(71) Applicant: **MOTOROLA, INC.** [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: **DURLAM, Mark**; 4076 West Orchid Lane, Chandler, AZ 85226 (US). **DEHERRERA, Mark**; 2301 East Laird Street, Tempe, AZ 85281 (US). **CHEN, Eugene**; 1143 West Sherri Drive, Gilbert, AZ 85233 (US). **TEHRANI, Saied**; 1917 East Palomino Drive, Tempe, AZ 85284 (US). **KERSZYKOWSKI, Gloria**; 14040 North Sunflower Drive, Fountain Hills, AZ 85268 (US). **NAJI, Peter, K.**; 14028 South 9th Street, Phoenix, AZ 85048 (US). **SLAUGHTER, Jon**; 9251 South Kenneth Place, Tempe, AZ 85284 (US). **KYLER, Kelly, W.**; 2303 East Garnet Avenue, Mesa, AZ 85204 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: HIGH DENSITY MRAM CELL ARRAY



(57) Abstract: A method of fabricating an MRAM cell (10) includes providing an isolation transistor (12) on a semiconductor substrate (11) and forming an interconnect stack (13) on the substrate in communication with one terminal of the transistor. A via (14) is formed on the upper end of the stack so as to extend from a position below the digit line (15) to a position above the digit line. The via also extends above the upper surface of a dielectric layer (20) to provide an alignment key. A MTJ memory cell is positioned on the upper surface in contact with the via, and the ends of a free layer of magnetic material are spaced from the ends of a pinned edge of magnetic material by using sidewall spacers and selective etching.



WO 02/19386 A2

HIGH DENSITY MRAM CELL ARRAY

Field of the Invention

5

This invention relates to apparatus and method for increasing the density of MRAM cells in a memory array.

10

Background of the Invention

The architecture for Magnetoresistive Random Access Memory (MRAM) is composed of a plurality or array of memory cells and a plurality of digit and bit line intersections. The magnetoresistive memory cell generally used is composed of a magnetic tunnel junction (MTJ), an isolation transistor, and the intersection of digit and bit lines. The isolation transistor is generally a N-channel field effect transistor (FET). An interconnect stack connects the isolation transistor to the MTJ device, to the bit line, and to the digit line used to create part of the magnetic field for programming the MRAM cell. A standard CMOS process that utilizes a planar interconnect backend is generally used for the integration of the MRAM cells. Planar backend interconnect schemes are found in architectures using tungsten stud or damascene copper interconnects. The interconnect stack of the CMOS process

can be either Al-Cu or copper based interconnect materials. The number of interconnect layers in the CMOS process may vary, depending upon the specific memory and devices associated with the memory which are fabricated on
5 the same chip. Because the memory includes hundreds of thousands of cells, even small area savings in each cell can result in major advantages in density of the memory.

Accordingly it is highly desirable to provide apparatus and a method of improving the density of MRAM
10 cells in a memory array by reducing the area of individual MRAM cells.

Brief Description of the Drawings

15

Referring to the drawings:

FIG. 1 is a sectional view of an interconnect for an MRAM cell illustrating the use of a standard CMOS process in the line and stack formation;

20 FIG. 2 is a sectional view, similar to FIG. 1, of an interconnect for an MRAM cell illustrating the use of novel steps in accordance with the present invention in the line and stack formation;

FIG. 3 is a sectional view, similar to FIG. 2,
25 illustrating further steps in the stack formation in a novel process in accordance with the present invention;

FIGS. 4, 5, and 6 are a series of sectional views of an MTJ memory cell illustrating the importance of uniform spacing of the ends of the magnetic layers;

FIGS. 7 through 13 are sectional and top plan views illustrating sequential steps in a process of fabricating an MTJ memory cell in accordance with the present invention;

FIG. 14 is a sectional view as seen from the line 14-14 in FIG. 13; and

FIG. 15 is a simplified sectional view of a complete compact magnetoresistive random access memory cell in accordance with the present invention.

Description of the Preferred Embodiments

Referring specifically to FIG. 1, a sectional view of an interconnect for a MRAM cell 10 is illustrated using a standard CMOS process in the line and stack formation. Cell 10 includes a semiconductor substrate 11 having an isolation transistor 12 formed thereon. In accordance with the standard and well known CMOS process, an interconnect stack 13 of vias and metallization layers are formed to provide the interconnections for the integrated circuit and the memory cell array in which cell 10 is included. Interconnect stack 13 is formed by providing dielectric layers, masking and etching, and metal

deposition all in a well known manner. Also in accordance with the standard and well known process, the metal including the first vias on the source and drain terminals of isolation transistor 12 is referred to as the contact layer (CNT). The metalization layer forming the first layer of interconnects is referred to as the first metalization layer (M1). Vias formed on layer M1 are referred to as the first via layer (Via1), the next metallization layer is the second metalization layer (M2), followed sequentially by a via layer Via2, a third metalization layer M3, and as many, more or less, additional via layers and metalization layers as are needed to provide the desired interconnect for the specific apparatus and application.

15 A final via 14, in a layer designated BVia, is provided for connecting isolation transistor 12 to a magnetic tunnel junction (MTJ) bit cell, to be explained presently. Another metalization layer, designated MDL, includes a digit line 15 associated with the MTJ bit cell (not shown). At this point it is standard practice to provide a metalization connection 16 to via 14 and digit line 15 in metalization layer MDL using the same lithography step. The major problem with this procedure is that the size or area of connection 16 has a lower limit or minimum area value within the lithography process, since it is printed with digit line 15. In general, the minimum length is 2 times the minimum width

when lines and connections are included in the same lithography step. Also, connection 16 must be spaced a minimum distance, designated 17, from digit line 15. The minimum area value of connection 16 severely restricts or
5 limits the size to which MRAM cell 10 can be reduced. The minimum distance spacing of features printed on the same layer is better than the spacing between features on different lithography layers. The fundamental reason is that there is no overlay error between features printed on
10 the same layer.

Turning now to FIG. 2, a sectional view, similar to FIG. 1, of an interconnect for an MRAM cell 10' is illustrated in accordance with the present invention. In FIG. 2, components similar to components in FIG. 1 are
15 designated with similar numbers and a prime is added to all numbers to indicate the different embodiment. In this embodiment, a via 14' at the upper end of interconnect stack 13' is included in connection with metalization layer M3, but metalization connection 16 (FIG. 1) is not
20 included in the process. A memory via 18', also designated M-Via, is formed through all of the intervening layers to connect with via 14'. Digit line 15' is formed independent of interconnect stack 13'. Since the minimum area value of via 18' is not included with the digit line
25 15' lithography step both digit line 15' and via 18' can be made to be minimum lithography. Therefore, the only limit is on the distance 17' from interconnect stack 13'.

When via 18' is printed independent of line 15' the length to width ratio can be one, thus minimizing the area requirement of the feature.

With digit line 15' completed, a final dielectric layer 20' is deposited and the upper surface is smoothed by some convenient method, such as mechanical polishing or the like. Dielectric layer 20' is made much thinner than standard interlayer dielectric in order to increase magnetic coupling between digit line 15' to the magnetic element deposited on the top surface of dielectric 20'. Since dielectric layer 20' is thin, the aspect ratio of the via 18' is substantially maintained at the standard minimum aspect ratio, therefore making it possible to print and fill minimum geometry via 18'. Digit line 15' still requires a connection to via 14' in other parts of the circuit, outside the memory core (not shown). Via 18' (MVia) cannot connect to M3 because it would disconnect MDL from the other parts of the circuit. Because via 18' (MVia) is restricted in its use and feature size (feature size is held constant), the lithography process can be optimized to print this small feature, similar to a via. The lithography process cannot be optimized to print minimum features and large features concurrently.

Continuing in the process of fabricating MRAM cell 10', a blanket layer of material is deposited over the smoothed upper surface of dielectric layer 20', in a first step of the fabrication process of the MTJ bit cell (not

shown). Generally the blanket layer will be a metallization to connect interconnect via 18; of stack 13' to the MTJ bit cell. If the blanket layer is deposited and smoothed to allow deposition of the MTJ bit cell components, some alignment key or feature must be placed on the layer to allow proper alignment for subsequent masking and etching steps. The provision of the alignment keys in this fashion requires additional steps and introduces additional alignment tolerances which can increase misalignment in subsequent steps. To overcome this problem, a novel process to expose alignment keys is provided in the present invention as illustrated in FIG. 3.

Referring specifically to FIG. 3, a thin layer of upper dielectric layer 20' is removed so that alignment keys printed and processed in the same metallization layer as via 18' protrude slightly above the upper surface. While the amount that via 18' protrudes above the surface of dielectric layer 20' is mostly dependent upon the processes used in removal and subsequent alignment, it has been found that approximately 300Å is an adequate amount to get a clear alignment signal for this purpose. The small amount of dielectric layer 20' can be removed by any convenient method including selective etching, mechanical polishing, etc. With a portion of dielectric layer 20' removed so that via 18' protrudes slightly, a blanket connecting metalization layer 22' is deposited. Via 18'

produces a bump 23' in layer 22' which is used as an alignment key in subsequent steps. By keying or aligning subsequent steps to via 18', the alignment is more accurate than it would be by forming an additional alignment key in layer 23'. Also, the addition of the step to remove a portion of layer 20' does not add substantially to the complexity of the fabrication process, since a polishing or smoothing step is already included for layer 20' and this step is simply performed for an additional short period of time.

Turning now to FIGS. 4, 5, and 6, a series of sectional views of an MTJ memory cell 30 are illustrated to explain the importance of uniform spacing of the ends of the magnetic layers. As illustrated specifically in FIG. 4, MTJ memory cell 30 includes a non-magnetic conductor 32 forming a lower electrical contact for MTJ memory cell 30. Note that, in the above description, layer 23' of FIG. 3 is generally the same as conductor 32 in FIG. 4. MTJ memory cell 30 further includes a pinned magnetic layer 34, a tunnel barrier layer 35 positioned on layer 34, and a free magnetic layer 36 positioned on layer 35. Additional information as to the fabrication and operation of MTJ memory cells can be found in Patent No. 5,702,831, entitled "Multi-Layer Magnetic Tunneling Junction Memory Cells", issued 31 March 1998, and incorporated herein by reference.

It should be noted that the pattern transfer of free magnetic layer 36 and pinned magnetic layer 34 is important to the parameters of MTJ memory cell 30. That is, when the ends of free magnetic layer 36 are positioned substantially equal distances from the ends of pinned magnetic layer 34, as illustrated in FIG. 5, the magnetic flux lines (illustrated by arrows 37 in FIG. 5) are equal, indicating a balanced coupling between free magnetic layer 36 and pinned magnetic layer 34. When the distances between the ends are unequal, as illustrated in FIG. 6, due to overlay or misregistration during the fabrication process, an unbalanced magnetic coupling results. The effect of the unbalanced magnetic coupling is a shift in the hysteresis loop for the MTJ memory cell which, as will be understood by those skilled in the art, produces a difference in the reading and writing levels for the cell.

Turning now to FIG. 7 through FIG. 14, a series of sectional and top views are shown illustrating sequential steps in a fabrication process for an MTJ memory cell in accordance with the present invention. Here it should be understood that only a single memory cell is illustrated for convenience but generally a complete array of cells (or arrays of cells) will be formed simultaneously.

Referring specifically to FIGS. 7 and 8, MTJ memory cell 40 includes a non-magnetic conductor 42 forming a lower electrical contact for MTJ memory cell 40 to a via 41. A digit line 43 extends perpendicular to FIG. 7, into and

out of the paper with via 41 and digit line 43 formed in a dielectric layer 47 generally as described above. MTJ memory cell 40 further includes a pinned magnetic layer 44, a tunnel barrier layer 45 positioned on layer 44, and
5 a free magnetic layer 46 positioned on layer 45. Layers 42, 44, and 45 are each deposited as blanket layers and free magnetic layer 46 is patterned onto blanket layer 45 in a well known manner. Free magnetic layer 46 is illustrated in end view in FIG. 7 and is rotated ninety
10 degrees in the top plan view illustrated in FIG. 8.

With free magnetic layer 46 deposited in a desired position relative to via 41 and digit line 43, sidewall spacer 50 is formed on all four sides of top metal layer 46, as illustrated in the sectional view of FIG. 9 and the
15 top plan view of FIG. 10. Sidewall spacer 50 may be formed using any of the well known processes for the formation of sidewalls and, as is known in the art, the thickness or spacing provided by sidewall 50 can be adjusted in a variety of ways during the process. A thin
20 etch stop layer 52 is deposited as a blanket layer over the entire area of MTJ memory cell 40, as illustrated in FIG. 11. A sectional view, as seen from a line 12-12 in FIG. 11 is illustrated in FIG. 12.

Referring specifically to FIGS. 13 and 14, a blanket
25 hardmask layer 55 is deposited over the entire area of MTJ memory cell 40 on etch stop layer 52. Using standard mask and etch techniques, hardmask layer 55 is formed to

overlie or define only a desired portion of MTJ memory cell 40. Here it will be understood that hardmask layer 55 can include any material which is capable of being selectively etched relative to etch stop layer 52. For example, hardmask layer 55 can include aluminum nitride (AlN) or the like which can be conveniently etched with a wet etch or a chlorine chemistry etch that will have little or no effect on etch stop layer 52. Etch stop layer 52 can include a silicon oxide or the like which can be conveniently etched, along with blanket layers 45, 44, and 42 by an etch that will have little or no effect on hardmask layer 55. Thus, hardmask layer 55 is deposited and etched to define the limits of MTJ memory cell 40 and is then used as a hardmask to etch Layers 52, 45, 44, and 42 to actually form MTJ memory cell 40. In this process, sidewall spacer 50 is used to specifically position the ends of free magnetic layer 46 substantially equal distances from the ends of pinned magnetic layer 44.

Referring specifically to FIG. 15, a simplified sectional view of a complete array 60 of compact MRAM cells 40 (each cell being similar to cell 40 of FIGS. 13 and 14) in accordance with the present invention. Each MRAM cell 40 has associated therewith an interconnect stack 13' and an isolation transistor 12', all formed on and supported by a substrate 11', as explained above. Each interconnect stack 13' is terminated in an extended via 14' (generally as described above) that extends

through at least two layers of material and eliminates the metalization connection or line termination normally used. A bit line 62, associated with each row (or column) of array 60 is connected through an extended via and

5 interconnect stack 64 to one of the isolation transistors 12'. Here it should be understood that one digit line 43 is associated with each column (or row) of array 60.

While lines 43 are referred to herein as "digit lines" and lines 62 are referred to as "bit lines" for convenience in
10 this explanation, it will be understood that these titles could be reversed or changed in specific applications (e.g., program lines) and are not intended to in any way limit the invention.

Thus, a method of fabricating a compact
15 magnetoresistive random access memory cell and/or an array of cells is disclosed. The method includes terminating interconnect stacks with a via, which extends through several layers, to eliminate the need for a line termination or metalization connection. Since the
20 metalization connection or line termination requires a lower limit or minimum area value within the lithography process, the novel use of the extended via reduces the area of each memory cell and, therefore, substantially reduces the overall area of an array of memory cells.
25 Also, the upper end of the via is exposed and used to form an alignment key, which eliminates a number of steps normally required for the formation of alignment keys and

reduces alignment tolerances for better alignment of components within each memory cell. Further, the ends of the free magnetic layer in each MTJ memory cell are positioned substantially equal distances from the ends of the pinned magnetic layer so that a balanced coupling between the free magnetic layer and the pinned magnetic layer is consistently achieved. The equal distances of the ends are accomplished through the use of sidewall spacers and selective etching.

While we have shown and described specific embodiments of the present invention, further modifications and improvements will occur to those skilled in the art. We desire it to be understood, therefore, that this invention is not limited to the particular forms shown and we intend in the appended claims to cover all modifications that do not depart from the spirit and scope of this invention.

What is claimed is:

1. A method of fabricating a compact magnetoresistive random access memory cell comprising the steps of:

5 providing a semiconductor substrate having an isolation transistor thereon;

 forming an interconnect stack on the substrate in communication with one terminal of the transistor;

 positioning a bit line adjacent an upper end of the
10 interconnect stack; and

 forming a via on the upper end of the interconnect stack so as to extend from a position below the bit line to a position above the bit line.

15 2. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 1 wherein the step of forming the via includes extending the via through at least two layers of material.

20 3. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 1 wherein the step of forming the via includes providing a layer of dielectric material covering the bit line and surrounding an upper end of the via, the layer of dielectric material
25 having an upper surface.

4. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 3 wherein the step of providing the layer of dielectric material includes forming the layer of dielectric material so that
5 the upper end of the via extends above the upper surface of the layer of dielectric material to provide an alignment key.

5. A method of fabricating a compact magnetoresistive
10 random access memory cell as claimed in claim 4 including in addition a step of positioning a magnetic tunnel junction memory cell on the upper surface of the layer of dielectric material.

15 6. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 5 wherein the magnetic tunnel junction memory cell is formed in a stack of layers and a programming line is formed in a layer below the magnetic tunnel junction.

20

7. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 6 wherein the step of positioning the magnetic tunnel junction memory cell on the upper surface of the layer of
25 dielectric material includes positioning a non-magnetic conductor on the upper surface of the layer of dielectric material and in contact with the via.

8. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 7 wherein the step of positioning the magnetic tunnel junction
5 memory cell on the upper surface of the layer of dielectric material further includes the steps of positioning a pinned layer of magnetic material on the non-magnetic conductor, positioning a tunnel barrier on the pinned layer of magnetic material, and positioning a
10 free layer of magnetic material on the tunnel barrier.

9. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 5 wherein the step of positioning the magnetic tunnel junction
15 memory cell on the upper surface of the layer of dielectric material includes the steps of:

depositing a blanket layer of conductive non-magnetic material on the upper surface of the layer of dielectric material and in contact with the via;

20 depositing a blanket layer of magnetic material on the blanket layer of conductive non-magnetic material;

depositing a blanket layer of tunnel barrier material on the blanket layer of magnetic material;

forming a layer of free magnetic material on the
25 blanket layer of tunnel barrier material and a top metal layer of top of the free magnetic layer, the layer of free magnetic material being positioned in overlying

relationship to the bit line, the top metal layer having first and second ends and edges defining an extent for an area of the magnetic tunnel junction memory cell;

forming sidewall spacers on the edges of the top
5 metal layer;

forming a hard mask overlying the top metal layer and at least portions of the sidewall spacers, the hard mask extending beyond the edges of the layer of free magnetic material; and

10 using the hard mask, etching the blanket layer of tunnel barrier material, the blanket layer of magnetic material, and the blanket layer of conductive non-magnetic material to provide the blanket layer of magnetic material with edges which extend beyond the first and second ends
15 of the layer of free magnetic material substantially equal distances.

10. A method of fabricating a compact magnetoresistive random access memory cell as claimed in
20 claim 9 wherein the step of forming the hard mask includes the steps of depositing a blanket layer of etch stop material in overlying relationship to the layer of free magnetic material and the sidewall spacers, depositing a blanket layer of hard mask material, and masking and
25 etching the layer of hard mask material using the etch stop layer to protect the sidewall spacers.

11. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 10 wherein the step of etching the blanket layer of tunnel barrier material includes using the hard mask to
5 etch the etch stop layer.

12. A method of fabricating a compact magnetoresistive random access memory cell as claimed in claim 10 wherein the step of forming the layer of free
10 magnetic material includes depositing a contact layer of non-magnetic conductive material on an upper surface of the layer of free magnetic material.

13. A method of fabricating a compact
15 magnetoresistive random access memory cell as claimed in claim 12 including in addition the steps of forming a via through the hard mask and forming another of a bit line and a digit line in overlying relationship to the hard mask and in contact with the contact layer of non-magnetic
20 conductive material through the via.

14. A method of fabricating a compact magnetic tunnel junction memory cell comprising the steps of:
providing a blanket layer of magnetic material;
25 depositing a blanket layer of tunnel barrier material on the blanket layer of magnetic material;

19

forming a layer of free magnetic material on the blanket layer of tunnel barrier material, the layer of free magnetic material having first and second ends and edges defining an extent for an area of the magnetic

5 tunnel junction memory cell;

forming a top metal layer with edges on the free magnetic layer;

forming sidewall spacers on the edges of the top metal layer;

10 forming a hard mask overlying the free magnetic layer and at least portions of the sidewall spacers, the hard mask extending beyond the edges of the top metal layer; and

using the hard mask, etching the blanket layer of tunnel barrier material and the blanket layer of magnetic material to provide the blanket layer of magnetic material with edges which extend beyond the first and second ends of the layer of free magnetic material substantially equal distances.

20

15. A method of fabricating a compact magnetoresistive random access memory cell comprising the steps of:

providing a semiconductor substrate having an isolation transistor thereon;

forming an interconnect stack on the substrate in communication with one terminal of the transistor, the

interconnect stack being formed at least partially in dielectric material;

positioning a bit line adjacent an upper end of the interconnect stack in the dielectric material;

5 depositing a blanket layer of conductive non-magnetic material on an upper surface of the layer of dielectric material in communication with the interconnect stack;

depositing a blanket layer of magnetic material on the blanket layer of conductive non-magnetic material;

10 depositing a blanket layer of tunnel barrier material on the blanket layer of magnetic material;

forming a layer of free magnetic material on the blanket layer of tunnel barrier material and a top metal layer on the free magnetic layer, the layer of free
15 magnetic material being positioned in overlying relationship to the bit line, the top metal layer having first and second ends and edges defining an extent for an area of the magnetic tunnel junction memory cell;

forming sidewall spacers on the edges of the top
20 metal layer;

forming a hard mask overlying the free magnetic layer and at least portions of the sidewall spacers, the hard mask extending beyond the edges of the layer of free magnetic material; and

25 using the hard mask, etching the blanket layer of tunnel barrier material, the blanket layer of magnetic material, and the blanket layer of conductive non-magnetic

material to provide the blanket layer of magnetic material with edges which extend beyond the first and second ends of the layer of free magnetic material substantially equal distances.

5


16. A compact magnetoresistive random access memory cell comprising:

a semiconductor substrate having an isolation transistor therein;


10 an interconnect stack formed on the substrate and coupled to one terminal of the transistor;

a bit line positioned adjacent an upper end of the interconnect stack; and

15 a via formed on the upper end of the interconnect stack and extending from a position below the bit line to a position above the bit line.




10
FIG. 1




10'

FIG. 2




10'


FIG. 3




30 FIG. 4




30 FIG. 5



30 FIG. 6



40 FIG. 7



40 FIG. 8

3/5




FIG. 9




FIG. 10




FIG. 11







FIG. 12

4/5

*FIG. 13**FIG. 14*



60
FIG. 15